So what did I need to reverse engineer? Just the code for a proprietary DDR3/DDR3L/DDR4/LPDDR3/LPDDR4 SDRAM PHY and controller, with absolutely zero documentation or source code to work off of…